

# JEDEC STANDARD

---

## 1.2 V HIGH-SPEED LVCMOS (HS\_LVCMOS) INTERFACE

---

JESD8-26

SEPTEMBER 2011

---

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or [www.jedec.org](http://www.jedec.org)

Published by  
©JEDEC Solid State Technology Association 2009  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to the current  
Catalog of JEDEC Engineering Standards and Publications online at  
<http://www.jedec.org/Catalog/catalog.cfm>

Printed in the U.S.A.  
All rights reserved

PLEASE!

**DON'T VIOLATE  
THE  
LAW!**

This document is copyrighted by the JEDEC Solid State Technology Association  
and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies  
through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street, Suite 240S  
Arlington, Virginia 22201  
or call (703) 907-7559



## 1.2 V HIGH-SPEED LVCMOS (HS\_LVCMOS) INTERFACE

(From JEDEC Board Ballot JCB-11-48, formulated under the cognizance of the JC-16 Committee on Interface Technology.)

### 1 Scope

This standard defines the dc and ac input levels, output levels, and input overshoot and undershoot specifications for the 1.2 V High-speed LVCMOS (HS\_LVCMOS) interface. The non-terminated interface has a switching range that is nominally expected to be 0 V to 1.2 V and is primarily intended to support communications with Wide I/O SDRAM devices.

### 2 1.2 V High-speed LVCMOS (HS\_LVCMOS) interface specifications

#### 2.1 Recommended DC operating conditions

Table 1 — Recommended DC operating conditions

	Min.	Typ.	Max.	Unit	
VDD	1.14	1.20	1.30	V	Input Buffer Power
VDDQ	1.14	1.20	1.30	V	I/O Buffer Power

#### 2.2 Input level

Table 2 — Input level

Parameter	Symbol	Min	Max	Unit
Input high level (AC)	VIH(AC)	0.80*VDD(or VDDQ)	VDD(or VDDQ)+0.2	V
Input low level (AC)	VIL(AC)	-0.2	0.20*VDD(or VDDQ)	V
Input high level (DC)	VIH(DC)	0.70*VDD(or VDDQ)	VDD(or VDDQ)+0.2	V
Input low level (DC)	VIL(DC)	-0.2	0.30*VDD(or VDDQ)	V




Figure 1 — Input AC timing definition

2.3 Output measurement level

Table 3 — Output measurement Level

Parameter	Symbol	Min	Max	Unit
Output high voltage	VOH	0.80 * VDDQ	-	V
Output low voltage	VOL	-	0.20 * VDDQ	V

2.4 AC input over/undershoot

Table 4 — AC input over/undershoot

Parameter	Specification
Maximum peak amplitude allowed for overshoot area	0.35 V
Maximum peak amplitude allowed for undershoot area	0.35 V
Maximum overshoot area above VDD/VDDQ	0.8 V ns
Maximum undershoot area below VSS/VSSQ	0.8 V ns




Figure 2 — AC overshoot and undershoot definition for input pins



---

## Standard Improvement Form

JEDEC

---

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC  
Attn: Publications Department  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

Fax: 703.907.7583

---

1. I recommend changes to the following:

☐ Requirement, clause number \_\_\_\_\_

☐ Test method number \_\_\_\_\_ Clause number \_\_\_\_\_

The referenced clause number has proven to be:

☐ Unclear ☐ Too Rigid ☐ In Error

☐ Other \_\_\_\_\_

---

2. Recommendations for correction:

---

---

---

---

---

3. Other suggestions for document improvement:

---

---

---

---

---

Submitted by

Name: \_\_\_\_\_

Phone: \_\_\_\_\_

Company: \_\_\_\_\_

E-mail: \_\_\_\_\_

Address: \_\_\_\_\_

City/State/Zip: \_\_\_\_\_

Date: \_\_\_\_\_

---

***JEDEC***

The JEDEC logo is displayed in a bold, italicized, sans-serif font. The letters are dark gray. A red horizontal line with a slight upward slope is positioned below the text, starting from the left and extending to the right, ending under the 'C'.